Fig. 1 (Prior Art)






Fig. 2 (Prior Art)



F: 9.3




F: 9.4


23

24

25

TRANSMISSION TRANSMISSION
DESTINATION ID ORGIN ID DATA AREA






Pig. 7

22

DEVICE CONTROL INFORMATION

31 32 33


CPU CELL INPUT/OUTPUT PORT LENGTH REGISTER



F. 9. 9

34 35 36

CPU CELL INPUT/OUTPUT LOCK
ID PORT BASE BIT








Fig. 12

LOCK	37-1a س
LOCK BIT	37-1b





22-11

DEVICE CONTROL
INFORMATION
30-11

RESULT
REGISTER